

Computer Science CSCI 355

Digital Logic and Computer Organization

Dr. Peter Walsh

Department of Computer Science

Vancouver Island University

peter.walsh@viu.ca

Non Resetting Sequence Detector


Task: design and construct a non-resetting sequence detector to detect the sequences 1100 or 1000 using D edge triggered flip flops.

X	1	1	0	0	0	0						
Z	0	0	0	1	1	0						


time →

One input X. One output Z.

FSM (Step 5)



State Table Construction (Step 4)



Present State	Next State		Output		Encoding		
Q	Q+		Z		QA	QB	QC
	X=0	X=1	X=0	X=1			
S0	S0	S1	0	0	0	0	1
S1	S4		0		1	0	1
S4		S1		0			

State Table (Step 4)


Present State	Next State		Output		Encoding		
	Q+		Z		QA	QB	QC
	X=0	X=1	X=0	X=1			
S0	S0	S1	0	0	0	0	1
S1	S4	S2	0	0	1	0	1
S2	S3	S2	0	0	1	1	1
S3	S5	S1	1	0	0	1	0
S4	S5	S1	0	0	0	1	1
S5	S0	S1	1	0	0	0	0

State Table cont. (Step 4)

QA QB QC				
Present State	Next State		Output	
Q	Q+		Z	
	X=0	X=1	X=0	X=1
001 S ₀	001	101	0	0
101 S ₁	011	111	0	0
111 S ₂	010	111	0	0
010 S ₃	000	101	1	0
011 S ₄	000	101	0	0
000 S ₅	001	101	1	0

K Map Construction (Step 3)

Q			Q+		Z	
QA	QB	QC	X=0	X=1	X=0	X=1
<u>001</u>			001	101	0	0



	00	01	11	10
00			1	0
01				
11				
10				

QA+


	00	01	11	10
00			0	0
01				
11				
10				

QB+

	00	01	11	10
00			1	1
01				
11				
10				

QC+

K Map Construction (Step 3)



	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	-	-	1	0
10	-	-	1	0

QA+

	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	-	-	1	1
10	-	-	1	1

QB+

	00	01	11	10
00	1	1	1	1
01	0	1	1	0
11	-	-	1	0
10	-	-	1	1

QC+

	00	01	11	10
00	1	0	0	0
01	1	0	0	0
11	-	-	0	0
10	-	-	0	0


Z

Excitation Tables)

Q	Q+	S	R	J	K	T	D
0	0	0	-	0	-	0	0
0	1	1	0	1	-	1	1
1	0	0	1	-	1	1	0
1	1	-	0	-	0	0	1

$$Q^+ = D$$

FF-Input And Output Eq. (Step 2)



Circuit Diagram (Step 1)

