Contents Up << >>
Uniform syntax.
VHDL'93 has a more uniform syntax. All constructs now
end with the form
where construct is the name of the construct (architecture, entity, etc.) and
name is the name of the construct for named constructs (like entity), or the
label of the statement for statement constructs (such as if). Also, blocks
and components names may now be followed by the keyword IS as in