

XSA Board V1.1, V1.2 User Manual

How to install, test, and use your new XSA Board

Copyright © 2001-2005 by X Engineering Software Systems Corporation.

All XS-prefix product designations are trademarks of XESS Corp.

All XC-prefix product designations are trademarks of Xilinx.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

Table of Contents

Table of Contents	2
Preliminaries	4
Getting Help!	4
Take notice!!	4
Packing List	5
Installation	6
Installing the XSTOOLS Utilities and Documentation	6
Applying Power to Your XSA Board	6
Using a 9VDC wall-mount power supply	6
Powering Through the PS/2 Connector	6
Solderless Protoboard Installation	6
Connecting a PC to Your XSA Board	8
Connecting a VGA Monitor to Your XSA Board	8
Connecting a Mouse or Keyboard to Your XSA Board	8
Inserting the XSA Board into an XStend Board	9
Setting the Jumpers on Your XSA Board	9
Testing Your XSA Board	10
Setting the XSA Board Clock Oscillator Frequency	11
Programming	12
Downloading Designs into the FPGA and CPLD of Your XSA Board.	12
Downloading Using GXSLOAD	12
Downloading Using Xilinx iMPACT	14
Storing Non-Volatile Designs in Your XSA Board	15
Downloading and Uploading Data to the SDRAM in Your XSA Board	17
Programmer's Models	19

	XSA Board Organization	19
	Programmable logic: Spartan-II FPGA and XC9572XL CPLD	20
	100 MHz Programmable Oscillator	20
	Synchronous DRAM	21
	Flash RAM	22
	Seven-Segment LED	24
	Four-Position DIP Switch	24
	PS/2 Port	24
	Pushbutton	25
	VGA Monitor Interface	25
	Parallel Port Interface	25
	Prototyping Header	29
XSA	A Pin Connections	31
XSA	A Schematics	32

Preliminaries

Getting Help!

Here are some places to get help if you encounter problems:

- If you can't get the XSA Board hardware to work, send an e-mail message describing your problem to help@xess.com or submit a problem report at http://www.xess.com/help.html. Our web site also has
 - answers to frequently-asked-questions,
 - example designs, application notes and tutorials for the XS Boards,
 - <u>a place to sign-up for our email forum</u> where you can post questions to other XS Board users.
- If you can't get your Xilinx WebPACK software tools installed properly, send an e-mail message describing your problem to hotline@xilinx.com or check their web site at http://www.xilinx.com/support/support.htm.
- If you need help using the WebPACK software to create designs for your XSA Board, then check out this <u>tutorial</u>.

Take notice!!

- The XSA Board requires an external power supply to operate! It does not draw power through the downloading cable from the PC parallel port.
- If you are connecting a 9VDC power supply to your XSA Board, please make sure the center terminal of the plug is positive and the outer sleeve is negative.
- Do not power your XSA Board with a battery! This will not provide enough current to insure reliable operation of the XSA Board.

Packing List

Here is what you should have received in your package:

- an XSA Board;
- a 6' cable with a 25-pin male connector on each end;
- an XSTOOLS CDROM with software utilities and documentation for using the XSA Board.

Installation

Installing the XSTOOLS Utilities and Documentation

Xilinx currently provides the WebPACK tools for programming their CPLDs and Spartan-II FPGAs. The XESS CDROM contains a version of WebPACK that will generate bitstream configuration files compatible with your XSA Board. You can also <u>download</u> the most current version of the WebPACK tools from the Xilinx website...

In addition, XESS Corp. provides the XSTOOLS utilities for interfacing a PC to your XSA Board. Run the SETUP.EXE program on the XSTOOLS CDROM to install these utilities.

Applying Power to Your XSA Board

You can use your XSA Board in three ways, distinguished by the method you use to apply power to the board. **Only use one of these methods to power your XSA Board!** Supplying power from multiple sources can damage the board and/or power supplies.

Using a 9VDC wall-mount power supply

You can use your XSA Board all by itself to experiment with logic designs. Just place the XSA Board on a non-conducting surface as shown in Figure 1. Then apply power to jack J5 of the XSA Board from a 9V DC wall-mount power supply with a 2.1 mm female, center-positive plug. (See Figure 2 for the location of jack J5 on your XSA Board.) The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA Board circuitry. **Be careful!! The voltage regulators on the XSA Board will become hot.** Attach a heat sink to them if necessary.

Powering Through the PS/2 Connector

You can use your XSA Board with a laptop PC by connecting a PS/2 male-to-male cable from the PS/2 port of the laptop to the J4 connector. You must also have a shunt across pins 1 and 2 of jumper J7. The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA Board circuitry. **Many PS/2 ports cannot supply more than 0.5A so large, fast FPGA designs may not work when using this power source!**


Solderless Protoboard Installation

The two rows of pins from your XSA Board can be plugged into a solderless protoboard with holes spaced at 0.1" intervals. (One of the A.C.E. protoboards from 3M is a good choice.) Once plugged in, many of the pins of the FPGA are accessible to other circuits


on the protoboard. (The numbers printed next to the rows of pins on your XSA Board correspond to the pin numbers of the FPGA.) Power can still be supplied to your XSA Board though jack J5, or power can be applied directly through several pins on the underside of the board. Just connect +5V, +3.3V, +2.5V and ground to the pins of your XSA Board listed in Table 1.

• Table 1: Power supply pins for the XSA Board.

Voltage	Pin	Note
+5V	2	
+3.3V	54	Remove the shunt from jumper J7 if you wish to use your own +3.3V supply. Leave the shunt on jumper J7 to generate the +3.3V supply from the +5V supply.
+2.5V	22	Remove the shunt from jumper J2 if you wish to use your own +2.5V supply. Leave the shunt on jumper J2 to generate the +2.5V supply from the +3.3V supply.
GND	52	



• Figure 1: External connections to the XSA Board.



• Figure 2: Arrangement of components on the XSA Board.

Connecting a PC to Your XSA Board

The 6' DB25 male-to-male cable included with your XSA Board connects it to a PC. One end of the cable attaches to the parallel port on the PC and the other connects to the female DB-25 connector (J8) at the top of the XSA Board as shown in Figure 1.

Connecting a VGA Monitor to Your XSA Board

You can display images on a VGA monitor by connecting it to the 15-pin J3 connector at the bottom of your XSA Board (see Figure 1). You will have to create a VGA driver circuit for your XSA Board to actually display an image. See this section for details on the VGA port circuitry and creating a VGA display circuit.


Connecting a Mouse or Keyboard to Your XSA Board

You can accept inputs from a keyboard or mouse by connecting it to the PS/2 port at the bottom of your XSA Board (see Figure 1). You will have to create a keyboard or mouse

interface circuit to actually receive information on keystrokes or mouse movements. See this section for details on the PS/2 port circuitry and creating a keyboard interface.

Inserting the XSA Board into an XStend Board

If you purchased the optional XST-2.x Board, then the XSA Board is inserted as shown below. Refer to the XST-2.x Board Manual for more details.



Setting the Jumpers on Your XSA Board

The default jumper settings shown in Table 2 configure your XSA Board for use in a logic design environment. You will need to change the jumper settings only if you are:

- downloading FPGA bitstreams to your XSA Board using the Xilinx iMPACT software;
- reprogramming the clock frequency on your XSA Board (see page 11);
- changing the power sources for the XSA supply voltages.


• Table 2: Jumper settings for XSA Boards.

Jumper	Setting	Purpose
J2	On (default)	A shunt should be installed if the +2.5V supply voltage is derived from the +3.3V supply.
32	Off	The shunt should be removed if the +2.5V supply voltage is applied from an external source through pin 22 of the XSA Board (labeled "+2.5V" at the lower right-hand corner of the board).
J6	1-2 (set)	The shunt should be installed on pins 1 and 2 (set) when setting the frequency of the programmable oscillator.
30	2-3 (osc) (default)	The shunt should be installed on pins 2 and 3 (osc) during normal operations when the programmable oscillator is generating a clock signal.
J7	1-2 (default)	The shunt should be installed on pins 1 and 2 if the +3.3V supply voltage is derived from the +5V supply.
31	2-3	The shunt should be installed on pins 2 and 3 if the +3.3V supply voltage is derived from the 9VDC supply applied through jack J5.
J9	1-2 (xi)	The shunt should be installed on pins 1 and 2 (xi) if the XSA Board is to be downloaded using the Xilinx iMPACT software.
J9	2-3 (xs) (default)	The shunt should be installed on pins 2 and 3 (xs) if the XSA Board is to be downloaded using the XESS GXSLOAD software.
J10	N/A	This is a header that provides access to the +5V and GND references on the board. No shunt should be placed on this header.

Testing Your XSA Board

Once your XSA Board is installed and the jumpers are in their default configuration, you can test the board using the GUI-based GXSTEST utility as follows.

You start GXSTEST by clicking on the GXSTEST icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below.



Next you select the parallel port that your XSA Board is connected to from the Port pulldown list. GXSTEST starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.

After selecting the parallel port, you select either the XSA-50 or XSA-100 item in the Board Type pulldown list. Then click on the TEST button to start the testing procedure. GXSTEST will configure the FPGA to perform a test procedure on your XSA Board. Within thirty seconds you will see a O displayed on the LED digit if the test completes successfully. Otherwise an E will be displayed if the test fails. A status window will also appear on your PC screen informing you of the success or failure of the test.

If your XSA Board fails the test, you will be shown a checklist of common causes for failure. If none of these causes applies to your situation, then test the XSA Board using another PC. In our experience, 99.9% of all problems are due to the parallel port. If you cannot get your board to pass the test even after taking these steps, then contact XESS Corp for further assistance.


As a result of testing the XSA Board, the CPLD is programmed with the standard parallel port interface found in the dwnldpar.svf bitstream file located within the XSTOOLS\XSA folder. This is the standard interface that should be loaded into the CPLD when you want to use it with the GXSLOAD utility.

Setting the XSA Board Clock Oscillator Frequency

The XSA Board has a 100 MHz programmable oscillator (a Dallas Semiconductor DS1075Z-100). The 100 MHz master frequency can be divided by factors of 1, 2, ... up to 2052 to get clock frequencies of 100 MHz, 50 MHz, ... down to 48.7 KHz, respectively. The divided frequency is sent to the rest of the XSA Board circuitry as a clock signal.

The divisor is stored in non-volatile memory in the oscillator chip so it will resume operation at its programmed frequency whenever power is applied to the XSA Board. You can store a particular divisor into the oscillator chip by using the GUI-based GXSSETCLK as follows.

You start GXSSETCLK by clicking on the GXSSETCLK icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below.



Your next step is to select the parallel port that your XSA Board is connected to from the Port pulldown list. Then select either XSA-50 or XSA-100 in the Board Type pulldown list.

Next you enter a divisor between 1 and 2052 into the Divisor text box and then click on the SET button. Then follow the sequence of instructions given by XSSETCLK for moving shunts and removing and restoring power during the oscillator programming process. At the completion of the process, the new frequency will be programmed into the DS1075.

An external clock signal can be substituted for the internal 100 MHz oscillator of the DS1075. Checking the External Clock checkbox will enable this feature in the programmable oscillator chip. If this option is selected, you are then responsible for providing the external clock to the XSA Board through pin 64 (labeled "CLK" at the upper left-hand corner of the board).

Programming


This section will show you how to download a logic designs into the FPGA and CPLD of your XSA Board and how to download and upload data to and from the SDRAM and Flash devices on the board.

Downloading Designs into the FPGA and CPLD of Your XSA Board


Downloading Using GXSLOAD

During the development and testing phases, you will usually connect the XSA Board to the parallel port of a PC and download your circuit each time you make changes to it. You can download a Spartan-II FPGA design into your XSA Board using the GXSLOAD utility as follows.


You start GXSLOAD by clicking on the GXSLOAD icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below. Then select the type of XS Board you are using and the parallel port to which it is connected as follows.




After setting the board type and parallel port, you can download .BIT or .SVF files to the Spartan-II FPGA or XC9572XL CPLD on your XSA Board simply by dragging them to the FPGA/CPLD area of the GXSLOAD window as shown below.




Once you release the left mouse button and drop the file, the highlighted file name appears in the FPGA/CPLD area and the Load button in the GXSLOAD window is enabled. Clicking on the Load button will begin sending the highlighted file to the XSA Board through the parallel port connection. .BIT files contain configuration bitstreams that are loaded into the FPGA while .SVF files will go to the CPLD. GXSLOAD will reject any non-downloadable files (ones with a suffix other than .BIT or .SVF). During the downloading process, GXSLOAD will display the name of the file and the progress of the current download.



You can drag & drop multiple files into the FPGA/CPLD area. Clicking your mouse on a filename will highlight the name and select it for downloading. Only one file at a time can be selected for downloading.



Double-clicking the highlighted file will deselect it so no file will be downloaded Doing this disables the Load button.



Downloading Using Xilinx iMPACT

You can use the Xilinx iMPACT software to download bitstreams to the XSA Board. The iMPACT programming tool downloads bitstreams through the JTAG interface of the FPGA so we need to change the parallel port interface by reprogramming the CPLD. Drag & drop the p3jtag.svf file from the XSTOOLS\XSA\50 folder into the FPGA/CPLD pane of the GXSLOAD window. Then click on the Load button and the CPLD will be reprogrammed in less than a minute. Then move the shunt on jumper J9 from the XS to the XI position. At this point you can start iMPACT and it will believe it is connected to the

XSA Board through a Xilinx Parallel Cable III in boundary-scan mode. Follow the instructions for iMPACT to download bitstreams to the FPGA.

Note that the CPLD only needs to be reprogrammed once to support iMPACT because it retains its configuration even when power is removed from the board. (If you want to go back to using the GXSLOAD programming utility, just must move the shunt on J9 back to the XS position and download the XSTOOLS\XSA\50\dwnldpar.svf file into the CPLD.)

Storing Non-Volatile Designs in Your XSA Board

The Spartan-II FPGA on the XSA Board stores its configuration in an on-chip SRAM which is erased whenever power is removed. Once your design is finished, you may want to store the bitstream in the 256-KByte Flash device on the XSA Board which configures the FPGA for operation as soon as power is applied.

Before downloading to the Flash, the FPGA .BIT file must be converted into a .EXO or .MCS format using one of the following commands:

```
promgen –u 0 file.bit –p exo –s 256
promgen –u 0 file.bit –p mcs –s 256
```

In the commands shown above, the bitstream in the file.bit file is transformed into an .EXO or .MCS file format starting at address zero and proceeding upward until an upper limit of 256 KBytes is reached.

Before attempting to program the Flash, you must place all four DIP switches into the OFF position!

After the .EXO or .MCS file is generated, it is loaded into the Flash device by dragging it into the Flash/EEPROM area and clicking on the Load button. This activates the following sequence of steps:


- 1. The entire Flash device is erased.
- 2. The CPLD on the XSA Board is reprogrammed to create an interface between the Flash device and the PC parallel port. (This interface is stored in the fintf.svf bitstream file located within the XSTOOLS\XSA folder.)
- 3. The contents of the .EXO or .MCS file are downloaded into the Flash through the parallel port.
- 4. The CPLD is reprogrammed to create a circuit that configures the FPGA with the contents of the Flash when power is applied to the XSA Board. (This configuration loader is stored in the fcnfg.svf bitstream file located within the XSTOOLS\XSA folder.)

Multiple files can be stored in the Flash device just by dragging them into the Flash/EEPROM area, highlighting the files to be downloaded and clicking the Load button. (Note that anything previously stored in the Flash will be erased by each new download.)

This is useful if you need to store information in the Flash in addition to the FPGA bitstream. Files are selected and de-selected for downloading just by clicking on their names in the Flash/EEPROM area. **The address ranges of the data in each file should not overlap or this will corrupt the data stored in the Flash device!**

You can also examine the contents of the Flash device by uploading it to the PC. To upload data from an address range in the Flash, type the upper and lower bounds of the range into the High Address and Low Address fields below the Flash/EEPROM area, and select the format in which you would like to store the data using the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

- 1. The CPLD on the XSA Board is reprogrammed to create an interface between the Flash device and the PC parallel port.
- 2. The Flash data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named FLSHUPLD with an extension that reflects the file format.



The uploaded data can be stored in the following formats:

MCS: Intel hexadecimal file format. This is the same format generated by the promgen utility with the –p mcs option.

HEX: Identical to MCS format.

EXO-16: Motorola S-record format with 16-bit addresses (suitable for 64 KByte uploads only).

EXO-24: Motorola S-record format with 24-bit addresses. This is the same format generated by the promgen utility with the –p exo option.

EXO-32: Motorola S-record format with 32-bit addresses.

XESS-16: XESS hexadecimal format with 16-bit addresses. (This is a simplified file format that does not use checksums.)

XESS-24: XESS hexadecimal format with 24-bit addresses.

XESS-32: XESS hexadecimal format with 32-bit addresses.

After the data is uploaded from the Flash, the CPLD on the XSA Board is left with the Flash interface programmed into it. You will need to reprogram the CPLD with either the parallel port or Flash configuration circuit before the board will function again. The CPLD configuration bitstreams are stored in the following files:

XSTOOLS\XSA\dwnldpar.svf: Drag & drop this file into the FPGA/CPLD area and click on the Load button to put the XSA in a mode where it will configure the FPGA through the parallel port.

XSTOOLS\XSA\ fcnfg.svf: Drag & drop this file into the FPGA/CPLD area and click on the Load button to put the XSA in a mode where it will configure the FPGA with the contents of the Flash device upon power-up.


Downloading and Uploading Data to the SDRAM in Your XSA Board

The XSA-100 Board contains a 16-MByte synchronous DRAM (8M x 16 SDRAM) whose contents can be downloaded and uploaded by GXSLOAD. (The XSA-50 has an 8-MByte SDRAM organized as 4M x 16.) This is useful for initializing the SDRAM with data for use by the FPGA and then reading the SDRAM contents after the FPGA has operated upon it. The SDRAM is loaded with data by dragging & dropping one or more .EXO, .MCS, .HEX, and/or .XES files into the RAM area of the GXSLOAD window and then clicking on the Load button. This activates the following sequence of steps:

- The Spartan-II FPGA on the XSA Board is reprogrammed to create an interface between the RAM device and the PC parallel port. (This interface is stored in the ram100.bit or ram50.bit bitstream file located within the XSTOOLS\XSA folder. The CPLD must have previously been loaded with the dwnldpar.svf file found in the same folder.)
- 2. The contents of the .EXO, .MCS, .HEX or .XES files are downloaded into the SDRAM through the parallel port. The data in the files will overwrite each other if their address ranges overlap.
- 3. If any file is highlighted in the FPGA/CPLD area, then this bitstream is loaded into the FPGA or CPLD on the XSA Board. Otherwise the FPGA remains configured as an interface between the PC and the SDRAM.

You can also examine the contents of the SDRAM device by uploading it to the PC. To upload data from an address range in the SDRAM, type the upper and lower bounds of the range into the High Address and Low Address fields below the RAM area, and select the format in which you would like to store the data using the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

- 1. The Spartan-II FPGA on the XSA Board is reprogrammed to create an interface between the RAM device and the PC parallel port. (This interface is stored in the ram100.bit or ram50.bit bitstream file located within the XSTOOLS\XSA folder.)
- 2. The SDRAM data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named RAMUPLD with an extension that reflects the file format.



The 16-bit data words in the SDRAM are mapped into the eight-bit data format of the .HEX, .MCS, .EXO and .XES files using a Big Endian style. That is, the 16-bit word at address *N* in the SDRAM is stored in the eight-bit file with the upper eight bits at location *2N* and the lower eight bits at location *2N*+1. This byte-ordering applies for both RAM uploads and downloads.

Programmer's Models

This section describes the various sections of the XSA Board and shows how the I/O of the FPGA and CPLD are connected to the rest of the circuitry. The schematics which follow are less detailed so as to simplify the descriptions. Please refer to the complete schematics at the end of this document if you need more details.

XSA Board Organization

The XSA Board contains the following components:

XC2S50 or XC2S100 Spartan-II FPGA: This is the main repository of programmable logic on the XSA Board.

XC9572XL CPLD: This CPLD manages the interface between the PC parallel port and the rest of the XSA Board.

Osc: A programmable oscillator generates the master clock for the XSA Board.

Flash: A 128 or 256-KByte Flash device provides non-volatile storage for data and configuration bitstreams.

SDRAM: An 8 or 16-MByte SDRAM provides volatile data storage accessible by the FPGA.

LED: A seven-segment LED allows visible feedback as the XSA Board operates.

DIP switch: A four-position DIP switch passes settings to the XSA Board or controls the upper address bits of the Flash device.

Pushbutton: A single pushbutton sends momentary contact information to the FPGA.

Parallel Port: This is the main interface for passing configuration bitstreams and data to and from the XSA Board.

PS/2 Port: A keyboard or mouse can interface to the XSA Board through this port.

VGA Port: The XSA Board can send signals to display graphics on a VGA monitor through this port.

FLASH RESET WE GE Parallel Port 2 - PPD0 XC9572XL XC2S100 **SDRAM** D15 - D0 3 - PPD1 A17 - A0 4 - PPD2 D7-D0 BA1 - BA0, A12 - A0 D7 - D0 5 - PPD3 RAS, CAS, /CS, /WE 6 - PPD4 7 - PPD5 DQMH CCLK 8 - PPD6 DQML /PROGRAM 9 - PPD7 CKE /INIT 17 - <u>PPC3</u> CLK М0 GCLK 16 - PPC2 TMS M1 ₩ 14 - PPC1 TCK PS/2 Port М2 ₩ 11 - PPS7 TDO PSCLK /CS 12 - PPS5 PSDATA /WR 13 - PPS4 վ≔ BSY/DOUT 15 - PPS3 DONE TCK RED1 - RED0 TMS ₩ GCLK GREEN1 - GREEN0 TDI osc ₩

Prototyping Header: Many of the FPGA I/O pins are connected to the 84 pins on the bottom of the XSA Board that are meant to mate with solderless breadboards.

• Figure 3: XSA Board programmer's model.

Programmable logic: Spartan-II FPGA and XC9572XL CPLD

The XSA Board contains two programmable logic chips:

■ A 50-Kgate XC2S50 or 100-Kgate Xilinx XC2S100 <u>Spartan-II FPGA</u> in a 144-pin PQFP package. The FPGA is the main repository of programmable logic on the XSA Board.

TDO

GCLK

₩

BLUE1 - BLUE0

/HSYNC /VSYNC

VGA Connecto

 A Xilinx XC9572XL CPLD is used to manage the configuration of the FPGA via the parallel port. The CPLD also controls the programming of the Flash RAM on the XSA Board.

100 MHz Programmable Oscillator

A <u>Dallas DS1075</u> programmable oscillator provides a clock signal to both the FPGA and the CPLD. The DS1075 has a maximum frequency of 100 MHz that is divided to provide frequencies of 100 MHz, 50 MHz, 33.3 MHz, 25 MHz, ..., 48.7 KHz. The clock signal from the DS1075 is connected to a dedicated clock input of the CPLD. The CPLD passes the clock signal on to the FPGA. This allows the CPLD to control the clock source for the FPGA.


1 - PPC0

To set the divisor value, the DS1075 must be placed in its programming mode. This is done by pulling the clock output to +5V on power-up with a shunt across pins 1 and 2 of jumper J6. Then programming commands to set the divisor are sent to the DS1075 through control pin C0 of the parallel port. The divisor is stored in EEPROM in the DS1075 so it will be retained even when power is removed from the XSA Board.

The shunt on jumper J6 must be across pins 2 and 3 to make the oscillator output a clock signal upon power-up. The clock signal enters a dedicated clock input of the CPLD. Then the CPLD can output a clock signal to a dedicated clock input of the FPGA.

To get a precise frequency value or to sync the XSA circuitry with an external system, you can insert an external clock signal of up to 50 MHz through pin 64 of the prototyping header. This external clock takes the place of the internal 100 MHz clock source in the DS1075 oscillator. You must use the GXSSETCLK software utility to enable the external clock input of the DS1075.

Clock signals can also be directly applied to two of the dedicated clock inputs of the FPGA through the pins of the prototyping header.




Synchronous DRAM

The various SDRAM organizations and manufacturers used on the XSA Boards are given in the following table.

		SDRAM
Board	Organization	Manufacturer & Part No.
XSA-50	4M x 16	Hynix HY57V641620HGT-H
A3A-30	4M x 16	Samsung K4S641632F-TC75000
XSA-100	8M x 16	Hynix HY57V281620HCT-H
A3A-100	8M x 16	Samsung K4S281632E-TC75000

The SDRAM is connected to the FPGA as shown below. Currently, FPGA pin 133 drives a no-connect pin of the SDRAM but this could be used in the future as the thirteenth row/column address bit of a larger SDRAM. Also, the SDRAM clock signal is re-routed back to a dedicated clock input of the FPGA to allow synchronization of the FPGA's internal operations with the SDRAM operations.

This <u>application note</u> describes an SDRAM controller that makes the SDRAM appear like a simple static RAM to the rest of the circuitry in the FPGA.




Flash RAM

The Flash RAM organizations and manufacturer used on the XSA Boards are given in the following table.

D		Flash RAM
Board	Organization	Manufacturer & Part No.
XSA-50	128K x 8	Atmel AT49F001 Flash RAM
XSA-100	256K x 8	Atmel AT49F002 Flash RAM


The Flash RAM is connected so both the FPGA and CPLD have access. Typically, the CPLD will program the Flash with data passed through the parallel port. If the data is an FPGA configuration bitstream, then the CPLD can be configured to program the FPGA with the bitstream from Flash whenever the XSA Board is powered up. (See the application note XSA Flash Programming and Spartanll Configuration for more details on this.) After power-up, the FPGA can read and/or write the Flash. (Of course, the CPLD and FPGA have to be programmed such that they do not conflict if both are trying to access the Flash.) The Flash is disabled by raising the /CE pin to a logic 1 thus making the I/O lines connected to the Flash available for general-purpose communication between the FPGA and the CPLD.




Seven-Segment LED

The XSA Board has a 7-segment LED digit for use by the FPGA or the CPLD. The segments of this LED are active-high meaning that a segment will glow when a logic-high is applied to it.

The LED shares the same eight-bit data bus that interconnects the CPLD, the FPGA configuration port and the Flash RAM data bus. The connections between the LED segments and the data bus are shown below. (We use two distinct labelings of the LED segments in our documentation and design examples, so we show the connections for both.)





Four-Position DIP Switch


The XSA Board has a bank of four DIP switches accessible from the CPLD and FPGA. When closed or ON, each switch pulls the connected pin of the FPGA and CPLD to ground. Otherwise, the pin is pulled high through a resistor when the switch is open or OFF.

When not being used, the DIP switches should be left in the open or OFF configuration so the pins of the FPGA and CPLD are not tied to ground and can freely move between logic low and high levels.

The DIP switches also share the same pins as the uppermost four bits of the Flash RAM address bus. If the Flash RAM is programmed with several FPGA bitstreams, then the DIP switches can be used to select a particular bitstreams which will be loaded into the FPGA by the CPLD on power-up. However, this feature is not currently supported by the CPLD configuration that loads the FPGA from the Flash RAM (XSTOOLS\XSA\fcnfg.svf).

PS/2 Port

A PS/2 port provides the FPGA with an interface to either a keyboard or a mouse. The FPGA receives two signals from the PS/2 interface: a clock signal and a serial data stream that is synchronized with the falling edge of the clock. (For more details on using the PS/2 port and a simple circuit for receiving keystroke information from a keyboard, see this application note.)




Pushbutton

The XSA Board has a single pushbutton that shares the FPGA pin connected to the data line of the PS/2 port. The pushbutton applies a low level to the FPGA pin when pressed and a resistor pulls the pin to a high level when the pushbutton is not pressed.

VGA Monitor Interface

The FPGA can generate a video signal for display on a VGA monitor. The FPGA outputs two bits each of red, green, and blue color information to a simple resistor-ladder DAC. This provides a palette of $2^2 \times 2^2 \times 2^2 = 64$ colors. The outputs of the DAC are sent to the RGB inputs of a VGA monitor. The FPGA also generates the horizontal and vertical sync pulses (HSYNC#, VSYNC#). (See this <u>application note</u> for more details on a simple circuit for generating VGA signals that displays an image stored in SDRAM.)




Parallel Port Interface

The parallel port is the main interface for communicating with the XSA Board. Control line C0 goes directly to the DS1075 oscillator and is used for setting the divisor as described previously, and status line S6 connects directly to the FPGA for use as a communication line from the FPGA back to the PC. The CPLD handles the fifteen remaining active lines of the parallel port as follows.


Three of the parallel port control lines, C1–C3, connect to the JTAG pins through which the CPLD is programmed. The C1 control line clocks configuration data presented on the C3 line into the CPLD while the C2 signal steers the actions of the CPLD programming state machine. Meanwhile, information from the CPLD returns to the PC through status line S7.

The eight data lines, D0–D7, and the remaining three status lines, S3–S5, connect to general-purpose pins of the CPLD. The CPLD can be programmed to act as an interface between the FPGA and the parallel port (the dwnldpar.svf file is an example of such an interface). Schmitt-trigger inverters are inserted into the D1 line so it can carry a clean clock edge for use by any state machine programmed into the CPLD. The CPLD connects to the configuration pins of the Spartan-II FPGA so it can pass bitstreams from the parallel port to the FPGA. The actual configuration data is presented to the FPGA on the same 8-bit bus that also connects to the Flash RAM and seven-segment LED. The CPLD also drives the configuration pins (CCLK, /PROGRAM, /CS, and /WR) of the FPGA that control the loading of a bitstream. The CPLD uses the M0 input of the FPGA to select either the slave-serial or master-select configuration mode (M1 and M2 are already hardwired to VCC and GND, respectively.) The CPLD can monitor the status of the bitstream download through the /INIT, DONE, and BSY/DOUT pins of the FPGA.

The CPLD also has access to the FPGA's JTAG pins: TCK, TMS, TDI, TDO. The TMS, TDI, and TDO pins share the connections with the BSY/DOUT, /CS, and /WR pins. With these connections, the CPLD can be programmed with an interface that allows configuration of the Spartan-II FPGA through the Xilinx iMPACT software. Jumper J9 allows the connection of status pin S7 to the general-purpose CPLD pin that also drives status pin S5. This is required by the iMPACT software so it can check for the presence of the downloading cable.



After the SpartanII FPGA is configured with a bitstream and the DONE pin goes high, the CPLD switches into a mode that connects the parallel port data and status pins to the FPGA. This lets you pass data to the FPGA over the parallel port data lines while receiving data from the FPGA over the status lines. The connections between the FPGA and the parallel port are shown below.




The FPGA sends data back to the PC by driving logic levels onto pins 40, 29 and 28 which pass through the CPLD and onto the parallel port status lines S3, S4 and S5, respectively. Conversely, the PC sends data to the FPGA on parallel port data lines D0–D7 and the data passes through the CPLD and ends up on FPGA pins 50, 48, 42, 47, 65, 51, 58 and 43, respectively. The FPGA should never drive these pins unless it is accessing the Flash RAM otherwise the CPLD and/or the FPGA could be damaged. The CPLD can sense when the FPGA lowers the Flash RAM chip-enable and it will release the data lines so the FPGA can drive the address, output-enable and write-enable pins of the Flash RAM without contention.

The CPLD also drives the decimal-point of the LED display to indicate when the FPGA is configured with a valid bitstream. Unless it is accessing the Flash RAM, the FPGA should never drive pin 44 to a low logic level or it may damage itself or the CPLD. But when the FPGA lowers the Flash RAM chip-enable, the CPLD will stop driving the LED decimal-point to allow the FPGA access to data pin D1 of the Flash RAM.

For more details on how the CPLD manages the interface between the parallel port and the SpartanII FPGA both before and after device configuration, see the <u>XSA Parallel Port Interface application note</u>.

Prototyping Header

The pins of the FPGA are accessible through the 84-pin prototyping header on the underside of the XSA Board. Pin 1 of the header (denoted by a square pad) is located in the middle of the left-hand edge of the board and the remaining 83 pins are arranged counter-clockwise around the periphery. The physical dimensions of the prototyping header and the pin arrangement are shown below.



A subset of the 144 pins on the FPGA's TQFP package connects to the prototyping header. The number of the FPGA pin connected to a given header pin is printed next to the header pin on the board. This makes it easier to find a given FPGA pin when you want to connect it to an external system. While most of the FPGA pins are already used to support functions of the XSA Board, they can also be used to interface to external systems through the prototyping header. The FPGA pins can be grouped into the various categories shown below. (Pins denoted with * are useable as general-purpose I/O; pins denoted with ** can be used as general-purpose I/O only if the CPLD interface is reprogrammed with the alternate parallel port interface stored in the dwnldpa2.svf file; pins with no marking cannot be used as general-purpose I/O at all.)

Configuration Pins (30*, 31*, 37, 38*, 39*, 44*, 46*, 49*, 57*, 60*, 62*, 67*, 68*, 69, 72, 106, 109, 111): These pins are used to load the SpartanlI FPGA with a configuration bitstream. Some of these pins are dedicated to the configuration process and cannot be used as general-purpose I/O (37, 69, 72, 106, 109, 111). The rest can be used as general-purpose I/O after the FPGA is configured. If external logic is connected to these pins, you may have to disable it during the configuration process. The DONE pin (72) can be used for this purpose since it goes to a logic high only after the configuration process is completed.

Flash RAM Pins (27*, 28*, 29*, 39*, 40*, 41*, 42**, 43**, 44*, 46*, 47**, 48**, 49*, 50**, 51**, 54*, 56*, 57*, 58**, 59*, 60*, 62*, 63*, 64*, 65**, 66*, 67*, 74*, 75*, 76*): These pins are used by the FPGA to access the Flash RAM. They can be used for general-purpose I/O under the following conditions. When the FPGA is configured from the Flash, the CPLD drives all these pins so any external logic should be disabled using the DONE pin. Also, after the configuration, the Flash chip-enable (41) should be driven high to disable the Flash RAM so it doesn't drive the data bus pins. In addition, the standard parallel port interface loaded into the CPLD (dwnldpar.svf) will drive eight of the Flash RAM pins (42, 43, 47, 48, 50, 51, 58, 65) with the logic values found on the eight data lines of the parallel port. If this is not desired, then use the alternate parallel port interface (dwnldpa2.svf) which does not drive these pins.

VGA Pins (12*, 13*, 19*, 20*, 21*, 22*, 23*, 26*): When not used to drive a VGA monitor, these pins can be used for general-purpose I/O through the prototyping header. When used as I/O, the RED0–RED1 (12–13), GREEN0–GREEN1 (19–20) and BLUE0–BLUE1 (21–22) pairs have an impedance of approximately 1 KΩ between them due to the presence of the resistor-ladder DAC circuitry.

PS/2 Pins (93*, 94*): When not used to access the PS/2 keyboard/mouse port, these pins can be used as general-purpose I/O through the prototyping header.

Global Clock Pins (15*, 18*): These pins can be used as global clock inputs or general-purpose inputs. They cannot be used as outputs.

Free Pins (77*, 78*, 79*, 80*, 83*, 84*, 85*, 86*, 87*): These pins are not connected to any other devices on the XSA Board so they can be used without restrictions as general-purpose I/O through the prototyping header.

JTAG Pins (2, 32, 34, 142): These pins are used to access the JTAG features of the FPGA. They cannot be used as general-purpose I/O pins.



XSA Pin Connections

The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to on the XSA Board and the XStend Board. The first two tables correspond to an XSA Board + XST-2.x combination, while the last two tables correspond to an XSA Board + XST-1.x combination. Pins marked with * are useable as general-purpose I/O; pins denoted with ** can be used as general-purpose I/O only if the CPLD interface is reprogrammed with the alternate parallel port interface stored in the dwnldpa2.svf file; pins with no marking cannot be used as general-purpose I/O at all.

Serial Port																																																	RS232-RD	RS232-CTS															RS232-RTS		OF CSCOOL
asn																							USB-INT#	USB-SUSPEND																																											
Stereo Codec																																																AUDIO-LRCK											i d	AUDIO-SDII	AUDIO-SOLK	AUDIO-MCLK					
IDE Intfc.																						IDE-DMARQ			IDE-RESET#						i i	IDE-DMACK#	IDE-INTRO		IDE-D8	IDE-D9	IDE-D1	IDE-D2	IDE-D10	IDE-D11	IDE-D12	IDE-D13		IDE-CS0#		IDE-CS1#	IDE-D14		IDE-D6	IDE-D5	IDE-DA2	IDE-DA0	IDE-DIS	IDE-D7	IDE-D0												
SRAM																						RAM-A0	RAM-A10	KAM-A11								KAM-A1	RAM-A9		RAM-A8	RAM-OE#	KAM-D6	RAM-D5	RAM-A13	RAM-A15	RAM-A14	RAM-A12		RAM-A7		RAM-A6	RAM-WE#		RAM-D0	RAM-D1	RAM-A5	RAM-A4	RAM-A2	RAM-D2	RAM-D7									RAM-CE#			
Switch	Button																		PUSHB4		PUSHB3			777	- More																						DIPSW2						DIPSWS			PUSHB1			0	DIPSW3	DIPOW4	DIPSW6		DIPSW8	П		
LEDs																						.ED2-B	LED2-E	ED2-G							0	ED2-DP	PARLEDS FD2-C		LED2-F	0	BARLEDZ	BARLED3	ED2-D	ED2-A	LED1-G	ED1-B		LED1-F		LED1-A	SARLEDS	BARLED10	3ARLED7	BARLED6	LED1-DP	ED1-D	יום	BARLED8	3ARLED1						I FD1-F						
Proto. Pin	ROTO54	PROTO16					PROTO52	1401022 1401022		PROTO27	ROT028	PROTO31			PROT01	ROTO29	PROTO33	PROTO34	ROT036				PROTO51		ROTORS	ROTO15		PROTO30							PROTO58 L						PROTO78			PROTO82			PROTO62				_			PROTO10		PROT055		PROTO53		PROTO77		PROTO9	ROTO67	ROT07	ROTO8		0FOTO40
PS/2							<u> </u>	1		<u> </u>	а.				Д.				а.			<u>а</u>	<u>a</u> 1	T C	בום	. 6.					<u>a.</u> (T (L	. 6	а.		1	Δ.	<u>а</u>	0. [0		. С				Δ ι		. 6	Δ.	Δ.	а.	<u>a. i.</u>	L		<u>a</u>	Δ.		<u></u>		7 0	La			<u>а</u>	а.		
VGA										VGA-RED0	VGA-RED1					VGA-GREENU	VGA-BLUE	VGA-BLUE1	VGA-HSYNC#		VGA-VSYNC#																																														
Flash																						LASH-A3	FLASH-A2	-LASH-A1								00	LASH-DO	-LASH-CE#	FLASH-A10	-LASH-OE#	-LASH-D1	-LASH-D2	-LASH-A11	-LASH-A9	FLASH-D3	-LASH-A13		FLASH-A14		-LASH-A17	FLASH-WE#	-LASH-RESET#	-LASH-D5	-LASH-D6	FLASH-A16	LASH-A15	LASH-A7	-LASH-D7						FLASH-A4	-LASH-AS	0K-LISK-1					
me CPLD Parallel LEDs Switch SDRAM			DRAM-A7	DRAM-A1	SDRAM-A6	DRAM-A5		DRAM-A3	SDRAM-A4																																																										
Switch	Button		0)	0)	0) 0	0)		U.	0																																			DIPSW1A		DIPSW1D					DIPSW1C	JIPSW1B															
LEDs																																2	LED-91			0	LED-UP	LED-S4		6	LED-30					2	LED-93		LED-S3	LED-S2				LED-S0													
Parallel	Port																						PP-S5	PP-S4									PP-S3		PP-D2	PP-D7			PP-D3	PP-D1	PP-D0	PP-D5					PP-D6					7000	+0-1-1										PP-S6				
CPLD	Ë	13	!																				63		2 12	15	2	19			16	ي چ			22		4				45			47		48	- 49		∞	6	51			9 6	38	39		40	3	61	25 00	80					
Net Name	+3.3V	FPGA-TCK					i	+2.5V				FPGA-GCK3			FPGA-GCK2									#0/4/ 4/0	FPGA-CS#	FPGA-TDI		FPGA-TDO			FPGA-CCLK	FPGA-DOUT-BSY	LL GA-DIN-DO				FPGA-U1	FPGA-D2		0	rrga-D3					200	FPGA-D4		FPGA-D5	FPGA-D6				FPGA-D7	FPGA-INIT#	FPGA-PROG#		FPGA-DONE									
FPGA Pin	Function			0/1	I/O-VREF0	0/1	П		0/1	I/O-VREF0	0/1		Г		П	2 9	I/O-VREF1	0/1	0/1	VCCINI GND	0/1	I/O-VREF1	I/O-VREF1					TDO	VCCO	ш				I/O-VREF2	0/1			Г	П	I/O-VREF2		I/O-IRDY	GND	VCCO	VCCINT	0/1	I/O-VREF3					0/1	I/O-vREF3	I/O-D7			0000	DONE	GND	2 9		I/O-VREF4	0/1	I/O-VREF4	0/1	GND	VCCINT
-	- E		* «	*	* *	*	ω (*	* +	12 *	13 *	4 C	16	17	18 *									* 62	31 *	32	33	34	35	36	37	* 88	\$ 65 * * *	* 14	42 **	43 **	* 44	* 94	47 **				52																								

USB Serial Port B-SCL B-SDA
USB-SCL USB-SDA
IDE-DIOR#
PROTO23 PROTO24 PROTO13
PROT PROT
42
MASTER-CLK 42
MAST
1/0 1/0 1/0

FPGA-DIN-DO FPGA-DIN-DO FPGA-D2 FPGA-D3 FPGA-D3 FPGA-D3 FPGA-D3 FPGA-D4 FPGA-D4 FPGA-D6 FPGA-D7 FPGA-D7 FPGA-TCK FPGA-TCK FPGA-TCK FPGA-TCK FPGA-TOI FPGA-TO			Switch	SRAM		_		
FPGA-DIN-DO	PROTO67 PROTO38 PROTO38 PROTO38 PROTO36 PROTO60 PROTO61 PROTO61 PROTO61 PROTO61 PROTO61 PROTO61 PROTO61 PROTO61	0000		;	IDE Inttc.	Stereo Codec	USB	Serial Port
FPGA-DN-DO 39 LED-S1	PROTO71 PROTO39 PROTO38 PROTO36 PROTO81 PROTO81 PROTO61 PROTO61 PROTO61 PROTO66	LED2-C		RAM-A9	IDE-INTRQ			
FPGA-D1	PROTO40 PROT038 PROT035 PROT080 PROT081 PROT061 PROT061 PROT061 PROT061 PROT061	BARLED9		RAM-A16	IDE-IORDY			
FPGA-D2	PROTO38	CON IOVA		DAM De	נים			
FPGA-D3	PROTO38 PROTO38 PROTO80 PROTO10 PROTO10 PROTO65 PROTO66 PROTO61 PROTO66	RARI FD3		RAM-D5	IDE-D2			
FPGA-D4	PROTO35	BARLED4		RAM-D4	IDE-D3			
FPGA-D5	PROTO80 PROTO81 PROTO81 PROTO10 PROTO65 PROTO66 PROTO61 PROTO16 PROTO68 PROT	BARLED5		RAM-D3	IDE-D4			
FPGA-DG G6	PROTO81 PROTO10 PROTO61 PROTO61 PROTO16	BARLED7		RAM-D0	IDE-D6			RS232-RD
FPGA-D7	PROTO10 PROTO65 PROTO61 PROTO16 PROTO68	BARLED6		RAM-D1	IDE-D5			RS232-CTS
FPGA-TCK	PROTO65 PROTO61 PROTO16 PROTO68	BARLED8	_	RAM-D2	IDE-D7			
FPGA-TOK	PROTO61 PROTO16 PROTO68							
FPGA-CS# 31 * FPGA-CS# 31 * FPGA-CIDI	PROTO16			RAM-0E#	IDE-D9			
FPGA-CS# 31 * FPGA-CS# 32 * FPGA-CUK 37 FPGA-CUK 37 FPGA-CUK 37 FPGA-CUK 34 FPGA-DIT-BSY 38 * FPGA-MN## 34 FPGA-MN## 34 FPGA-MN## 34 FPGA-MN## 34 FPGA-MN FPGA-M	PROTO68							
FPGA-TOJE	PROTO68				1			
FPGA-UIK 3.7 PROG-OSC PROG-	TACHOOL OF				IDE-KESEI#			
Production	PROTOTS							
FPGA-DOUT-BSY 38 * FPGA-DOUT-BSY 142 FPGA-DOUT-BSY 142 FPGA-TMO 34 FPGA-TMO 34 FPGA-TMO 34 FPGR-T-D7	24010/3							
FPGA-TMS	3 VOTOGG	00 000		D ANA A4	#/// 4/10			
FPGA-VIMS	1010F7	LEDZ-DF		TY-MAY	#VOKINIO-001			
FPGA-TDO	PROTOT/							
PPORT-S4	PROTO69		DIPSW1					
PPORT-D7 PPORT-D7	PRO1030							
PPORT-D7 PPORT-D6 PPORT-D6 PPORT-D6 PPORT-D6 PPORT-D3 PPORT-C2 PPORT-C2 PPORT-C2 PPORT-C2 PPORT-C2 PPORT-C1 PPORT-C2 PPORT-C1 PPORT-C2 PPORT-C1 PPORT-C2 PPORT-C1 PPORT-D1 PPORT-D1 PPORT-S3 PPORT-S3 PPORT-S3 PPORT-S3 PPORT-S5 PPORT-S5 PPORT-S5 PPORT-S5 PPORT-S6 PPORT-S7								
PPORT-D6 PPORT-D6 PPORT-D3 PPORT-D3 PPORT-C2 PPORT-C1 PPO								
PPORT-D6								
PPORT-D5								
PPORT-D4 PPORT-D3 PPORT-C3 PPORT-C3 PPORT-C1 PPORT-C3								
PPORT-G3 PPORT-C3 PPORT-C3 PPORT-C4 PPORT-C2 PPORT-D1 PPORT-D2 PPORT-D2 PPORT-D3 PPORT-D3 PPORT-S5 PPORT-S5 PPORT-S5 PPORT-S5 PPORT-S5 PPORT-S6 PPORT-S6 PPORT-S6 PPORT-S6 PPORT-S7 PP-D1 PPORT-S7 PP-D1 PPORT-S7 PP-D2 PP-D1 PPORT-S7 PP-D4 PPORT-S7 PP-D4 PPORT-S7 PP-D4 PPORT-S7 PP-D4 PPORT-S7 PP-D4 PPORT-S7 PP-D4 PP-D4 PP-D4 PP-D4 PP-D4 PP-D4 PP-D4 PP-D5 PP-D4 PP-D5 PP-D4 PP-D4 PP-D5								
PPORT-C3 PPORT-C2 PPORT-C2 PPORT-C1 PPORT-C2 PPORT-C1 PPORT-C1 PPORT-C2 PPORT-C1 PPORT-C2 PPORT-C1								
PPORT-C2 PPORT-C2 PPORT-C2 PPORT-C2 PPORT-D1								
PPORT-C2 PPORT-C2 PPORT-C1								
PPORT-C1 PPORT-C1								
T FPGA-M0								
T FPGA-M0 109 PPORT-35 FPGA-M0 109 PPORT-35 FPGA-DONE 72 PP-D1								
T FPGA-M0 109 PPORT-35 FPGA-MIT# 68 * PPORT-35 FPGA-DONE 72 88 DE-D1 60 ** PP-D1 60 ** PP-D1 60 ** PP-D1 60 ** PP-D1 60 ** PP-D6 61 ** P								
T FPGA-M0 109 PPORT-35								
T FPGA-M0 109 FT-ONT-SD FPGA-INIT# 68 * FPGA-DNE 72								
T	A POTOTO							
FPGA-PROG# 68 * FPGA-PROG# 69 FPGA-PROG# 69 FPGA-DONE	4000							
FPGA-NII # 68 *	DECTO14	2		0.00	C C			
FPGA-PROG# 69 FPGA-DONE 72 MASTER-CLK 88	PRO1041	BARLED1		KAM-D/	IDE-D0			
MASTER-CLK 88	PROT055		PUSHB1					
MASTER-CLK 88 47 ** PP-D3 48 ** PP-D1 50 ** PP-D1 50 ** PP-D6 51 ** PP-D6 51 ** PP-D6 52 ** PP-D6 59 ** PP-D6 59 ** PP-D6 59 ** PP-D6 63 ** PP-D6 64 ** DIPSW1C 64 ** PP-D4 65 ** PP-D4 76 ** PP-D4 75 ** PP-D4	PROTO53							
MASTER-CLK 88 47 ** PP-D3 47 ** PP-D3 47 ** PP-D1 50 ** PP-D1 50 ** PP-D1 50 ** PP-D5 50 ** PP-D5 50 ** PP-D6 50 ** PP-D4 50 PP-D4 50 PP-D4 50 PP-D4 50 PP-D4 50 PP-D4 50 PP-D6 50 ** PP-D6 50 PP-D6 5								
48 ** PP-D1 50 ** PP-D1 51 ** PP-D1 52 ** PP-D0 53 ** PP-D6 54 ** PP-D6 58 ** PP-D6 59 ** PP-D6 59 ** PP-D6 59 ** PP-D6 59 ** PP-D6 64 ** PP-D4 65 ** PP-D4 65 ** PP-D4 75 ** PP-D4	PROTO13							
PP-D1 PP-D0 PP-D6 DIPSW1A DIPSW1D PP-D6 DIPSW1C DIPSW1C DIPSW1C DIPSW1B PP-D4 PP-D4		LFD2-D		RAM-A13	IDE-D10			L
50 ** PP-D0 51 ** PP-D5 54 * PP-D6 58 ** PP-D6 59 * PP-D6 63 * DIPSW1D 63 * DIPSW1C 64 * PP-D4 65 ** PP-D4 65 ** PP-D4 66 ** PP-D4 75 ** PP-D4	T	I ED2 A		DAM A15	IDE D11			
50 * * PP-D6 54 * PP-D6 56 * DIPSW1A 56 * DIPSW1D 58 * * PP-D6 59 * DIPSW1D 63 * DIPSW1B 64 * PP-D4 64 * PP-D4 65 * PP-D4 66 * PP-D4 76 * 76 * PP-D2		רבטביא		1 - MA-C	בולים ה			
51 ** PP-D5 56 * 56 * 57 * 58 ** PP-D6 58 ** PP-D6 59 * 64 * PPORT-S7 PP-D4 PPORT-S7 PP-D4 PP-D5 PP-D4 PP-D5 PP-D4 PP-D5 PP-D5 PP-D5 PP-D5 PP-D6 PP-D6 PP-D6 PP-D6 PP-D6 PP-D6 PP-D6 PP-D7		בורון ה ס		1 4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1DE-D 12			
54 * DIPSW1A 56 * PP-D6 58 ** PP-D6 59 * DIPSW1C 63 * DIPSW1C 64 * DIPSW1C 65 ** PP-D4 65 ** PP-D4 75 ** PP-D4 75 ** PP-D4		LEDI-6		KAINI-AIZ	IDE-DIS			
56 * PP-D6 59 * DIPSW1D 64 * DIPSW1C 63 * PP-D6 64 * DIPSW1B 65 ** PP-D4 65 ** PP-D4 76 * 76 *	PROT082	LED1-F		RAM-A7	IDE-CS0#			
58 ** PP-D6 59 * 63 * PP-D6 63 * PPORT-S7 DIPSW1B 65 ** PP-D4 42 ** PP-D4 65 ** PP-D4 76 * 76 *				RAM-A6	IDE-CS1#			
59 * DIPSW1C 63 * DIPSW1C 64 * PPORT-S7 65 ** PP-D4 65 ** PP-D2 66 ** 76 * 76 * 75 *			DIPSW2	RAM-WE#	IDE-D14			
63 * DIPSWIC 64 * DIPSWIB 65 * PP-D4 65 * PP-D2 66 * PP-D2 66 * PP-D2 76 * 76 * PP-D2	ET# PROTO66	BARLED10				AUDIO-LRCK		
64 * PORT-S7 DIPSW1B 65 ** PP-D4 42 ** PP-D2 66 * 76 * 75 * 75 * 75 * 75 * 75 * 75 *		LED1-DP	_	RAM-A5	IDE-DA2			
PPORT-S7 PPORT-S7		LED1-D		RAM-A4	IDE-DA0			
65 ** PP-D4 42 ** PP-D2 66 * 76 * 75 *								
65 ** PP-D4 42 ** PP-D2 66 * 76 * 75 *								
PP-D4								
PP-D2		LED1-C		RAM-A3	IDE-D15			
				RAM-A8	IDE-D8			
			DIPSW5	RAM-A2	IDE-DA1			
	PROTO6	LED1-E				AUDIO-SDTO		
	PROTO77		DIPSW4			AUDIO-SCLK		
74 * FLASH-A4	PROTO70		DIPSW3			AUDIO-SDTI		
	PROTO50	LED2-B		RAM-A0	IDE-DMARQ			
		LED2-E		RAM-A10			ISB-INT#	L
**************************************		ו ניון -		DAM A11			LISE STISSEND	

X-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	Аспескег	XCHK-TCK												XCHK-RT								XCHK-TDI	XCHK-RD		XCHK-CCLK	XCHK-DIN																			XCHK-INIT#	XCHK-PROG#	HNCCAH	ייים היים			XCHK-CLKO	KCHK-TRIG	XCHK-RST			
900	197																				X-PS2-DATA																																			
board	Stereo Codec																																						CODEC-LRCK										CODEC-SDIN	CODEC-SDOUT	CODEC-MCLK					
and the ASI-LX board	A GA																																																			X-VGA-VSYNC#			X-VGA-RED1	<pre><-VGA-HSYNC# <-VGA-GREEN1</pre>
	SKAM								RAM-A15	CHA-MA-									RAM-A12	RAM-A11							RAM-A9	RAM-A13	RAM-OE#	00 1440	RAM-A8	RAM-A14	RAM-A3	RAM-A4		RAM-A5	RAM-A6	RAM-WE#		RAM-D6	RAM-D5	RAM-A0	RAM-A1	RAM-A2	RAM-D0								RAM-RCE#			
	SWITCH BULLON																	PUSH-RESET#			DIPSW8																		DIPSW7							PUSH-PROG#			DIPSW6	DIPSW4	DIPSW3					
1	LEDS								RI FD.DP#	#HO-OF#									RLED-S4#	RLED-S3#							RLED-S1#	RLED-S5#	BARLED2	1000	RLED-S0#	RLED-S6#	LLED-S3#	LLED-S4#	1	LLED-S5#	TIED-Se#	BARLEDS		BARLED7	BARLED6	LLED-SO#	LLED-S1#	LLED-S2#	BARLED1											
4	Proto. Pill	PROTO16				PROTO52	PROTO22		PROTO27	PROTOZO	PROTO31		PROTO1	PROTO32	PROTO33	PROTO36		PROTO37	PROTO50	PROTO56	PROTO69	PROTO15	PROTO30		PROTO73	PROTO71	PROTO57	PROTO58	PROTO61	OECTOBO	PROTO59	PROTO60	PROTO78	PROTO79		PR01082	PROTO83	PROTO62	PROTO66	PROTO80	PROTO81	PROTO3	PROTO4	PROTO5	PROTO41	PROTO55	PPOTO53	30.02	PROTO70	PROTO6	PROTO9	PROTO67	PROTO8		PROTO18	PROTO20
900	797																																																							
115	V GA								VGA-RED0	VGA-RED I			VGA-GBEEND	VGA-GREEN1	VGA-BLUE0	VGA-HSYNC#		VGA-VSYNC#																																						
ard components	Liasn																		FLASH-A3	FLASH-A1						FLASH-D0	FLASH-A0	FLASH-A10	FLASH-OE#	04	FLASH-A11	FLASH-A9	FLASH-A8	FLASH-A13		FLASH-A14	FLASH-A17	FLASH-WE#	FLASH-RESET#	FLASH-D5	FLASH-D6	FLASH-A15	FLASH-A12	FLASH-A7					FLASH-A4	FLASH-A5						
CPLD Parallel Switch CPLD Parallel CPLD Parallel CPLD Switch CPLD CP	SUKAIM		SDRAM-A7	SDRAM-A1	SDRAM-A2	SDRAM-A5	NA MAG	SDRAM-A3																																																
Switch	Button																																			DIPSW1A	DIPSW1D					DIPSW1C														
ien me	S E E				Ц																					LED-S1			LED-DP	20	5	90	200				1	CED-92		LED-S3	LED-S2			C.	3											
Detwe	Port																			PP-S4	Ш						PP-S3	PP-D2			PP-D3		PP-D0					PP-D6					PP-D4									PP-S6				
CPLI	Ë	13			H														62	64	10	15	19	Н	, 16 2			57	4 4	u	43	44	45	46	!	47	48	49	20	ω	σ ;	52	26	28	38 2	39	40	2	61	29			\parallel			
2	Net Nan	FPGA-TCK					+2.5V				FPGA-GCK3		FPGA-GCK2								FPGA-WR#	FPGA-CS#	FPGA-TDO		FPGA-CCLK	FPGA-DIN-D0			FPGA-D1	20 4 0 0	70.00	20 4 20 1	20-00-1				0	FPGA-D4		FPGA-D5	FPGA-D6			FPGA-D7	FPGA-INIT#	FPGA-PROG#	EDGA-DONE	ווייים וויים ווייים וויים ווייים וויים ווייים וויים ווייים ווייים וויים וויי								
FPGA Pin	Function	TCK	0/1	I/O	I/O-VREF0	O/I	VCCINT	20	I/O-VREF0	CCINT	I-GCK3	SND	I-GCK2	0	I/O-VREF1	0/	VCCINT	0/1	I/O-VREF1		Ш	TDI	VCCO	1 1			I/O	0/1	I/O-VREF2	GND	0/	I/O-VREF2	0/	I/O-IRDY	VCCO	JOSTRDY	0/1	I/O-VREF3		I/O-D5 GND	1/O-D6	I/O-VREP3	I/O-VREF3				VCCO	SND	0/1	2 01	I/O-VREF4	//O	0/1	GND /CCINT	0/1	//O
FPGA			*	* *		*	0 0		12 *				18 *										35		37	* 68	* 40 *		43 **	45	47 **	48 **	** 09											* 99	* 89	69	77	73	74 *	* 92	* 77	* 8/	* 08	82	83 *	* * * * * * *


40.00																	
Pin Finction	Net Name	3 5	Parallel	LEDs	Switch	SDRAM	Flash	VGA	PS/2	Proto. Pin	LEDs	Switch Button	SRAM	VGA	Stereo Codec	PS/2	Xchecker
0/1			5							PROTO23				X-VGA-RED0			
0/1										PROTO24				X-VGA-GREEN0			
I-GCK0	MASTER-CLK	45								PROTO13							XCHK-CLKI
GND																	
1-6CK1	FPGA-GCK1				9)	SDRAM-CLKFB											
92 VCCINT		L			Г												
0/I					PUSHB				PS2-DATA	PROTO25				X-VGA-BLUE0			
- 1									- 1	PROTO26				X-VGA-BLUE1			
0/1						SDRAM-Q0											
FINIOUN						SUKAMI-Q15											
GNG																	
					J.	SDRAM-01											
I/O-VREF5						SDRAM-Q14											
<u>Q</u>					3,	SDRAM-Q2											
I/O-VREF5						SDRAM-Q13											
0/1					-,	SDRAM-Q3											
N/C																	
N/C																	
M2	FPGA-M2									PROTO12							
VCC0																	
000																	
Mo	FPGA-M0	36								PROTO14							
GND										7000							
2	TPGA-MI					SDDAM O42				PROTOZI							
2 2					J	SDRAM-O4											
2 0						SDRAM-011											
I/O-VREF6					5)	SDRAM-Q5											
8						SDRAM-Q10											
I/O-VREF6					,	SDRAM-Q6											
<u>Q</u>						SDRAM-Q9											
GND																	
0.						SDRAM-Q7											
0/1						SDRAM-Q8											
10-VE						SUKAM-CIMIL											
2 9						SDRAW-WE#											
VCCINIT						DURAIN-QIVID											
VOGT-0/I						SDDAM-CAS#											
1000						SURAINI-CAS#											
CIND																	
VOIID V						SDRAM.CI K											
0/1					3,	SDRAM-RAS#											
0/1					3,	SDRAM-CKE											
I/O-VREF7					3,	SDRAM-CS#											
<u>Q</u>					3,	SDRAM-A12											
0/1						SDRAM-BA0											
GND																	
0/1					-7	SDRAM-A11											
I/O-VREF7						SDRAM-BA1											
<u>Q</u>					-1	SDRAM-A9											
I/O-VREF7						SDRAM-A10											
2 2						SDRAM-A8											
O/I	FDGA-TMS	78				SUKAIN-AU				PROTO17							XCHK-TMS
CINE		2															CIMIT-VIDO

_			_			40.00								
CPLD Pin CPLD Pin	CPLD Pin Function	Net Name	FPGA Pin	FPGA Pin Parallel Port	LEDS	Button	Flash	Proto. Pin	LEDs	Switch Button	SRAM	Stereo Codec	PS/2	Xchecker
_			*	PP-S3	1		FLASH-A0	PROTO57	RLED-S1#		RAM-A9			
2 VCCINIT		FPGA-DIN-D0	* 60		LED-S1		FLASH-D0	PROTO71						XCHK-DIN
		FPGA-D1	* 44		I FD-DP		FI ASH-D1	PROTO40	BARI FD2		RAM-D1			
. 2		FPGA-D2	* 46		LED-S4		FLASH-D2	PROTO39	BARLED3		RAM-D2			
9		FPGA-D3	* 64		LED-S6		FLASH-D3	PROTO38	BARLED4		RAM-D3			
7		FPGA-D4	* 25		LED-S5		FLASH-D4	PROT035	BARLED5		RAM-D4			
80 (FPGA-D5	* 09		LED-S3		FLASH-D5	PROTO80	BARLED7		RAM-D6			
0		FPGA-D6	* 62		LED-S2		FLASH-D6	PROTO81	BARLED6		RAM-D5			
0		FPGA-D7	* 79		LED-S0		FLASH-D7	PROTO10	BARLED8		RAM-D7			
- 0				70 00			FLASH-CE#	PROTO63			KAM-CE#			
2 6		FPGA-TCK		70-11			# LASH-OE#	PROTO16			# 0-1/2			XCHK-TCK
GND		20.20	7					2						
		FPGA-CS#	31 *					PROTO68					X-PS2-CLK	
		FPGA-TDI	32					PROTO15						XCHK-TDI
		-PGA-CCLK	37					PROTO73						XCHK-CCLK
17 GCK3		PROG-OSC												
		FPGA-DOUT-BSY	38 *					PROTO45						
80		FPGA-TMS	142					PROTO17						XCHK-TMS
19		FPGA-WR#	30 *					PROTO69		DIPSW8			X-PS2-DATA	
6		FPGA-TDO	34					PROTO30						XCHK-RD
				PPORT-S4										
GND				70 T0000										
7 2				PPORT-D/										
2 2				PPORI-D6										
t				PPORT-D3										
OI ACCIO														
				PPORT-D3										
				PPORT-C3										
				PPORT-C2										
2				PPORT-C1										
				PPORT-D1										
1 22				PPORT-D0										
24				PPORT-S3										
25				PPORT-S5				i i						
		FPGA-M0	109					PR01014						
3/ VCCINI		FDGA_INIT#	*					PPOTO41	RAPI FD1		DAM-DO			XCHK_INIT#
39		=PGA-PROG#	69					PROTO55		PUSH-PROG#	O LINES			XCHK-PROG
0		FPGA-DONE	72					PROTO53						XCHK-DONE
41 GND														
12		MASTER-CLK						PROTO13						XCHK-CLKI
43			*	PP-D3			FLASH-A11	PROTO59	RLED-SO#		RAM-A8			
4			*	PP-01			FLASH-A9	PRO1060	KLED-S6#		KAM-A14			
0			k +	PP-D0			FLASH-A0	PROTO70	LLED-03#		KAINI-AS			
47			*	3		DIPSW1A	FI ASH-A14	PROTO82	I FD-S5#		RAM-A5			
48			* 26			DIPSW1D	FLASH-A17	PROTO83	LLED-S6#		RAM-A6			
49				PP-D6			FLASH-WE#	PROTO62			RAM-WE#			
20			* 69				FLASH-RESET#	PROTO66		DIPSW7		CODEC-LRCK		
51			63 *			DIPSW1C	FLASH-A16	PROTO84	LLED-DP#		RAM-A7			
			* 49	1		DIPSW1B	FLASH-A15	PROT03	LLED-S0#		RAM-A0			
				PPOR -%/										
VCCIO														
			65 **	PP-D4			FLASH-A12	PROTO4	LLED-S1#		RAM-A1			
22			*	PP-D2			FLASH-A10	PROTO58	RLED-S5#		RAM-A13			
82			* 99				FLASH-A7	PROT05	LLED-S2#		RAM-A2			
60			* 9/				FLASH-A6	PROTO6		DIPSW4		CODEC-SDOUT		
2 5			* 47				FLASH-A4	PROTO70		DIPSW6		CODEC-SDIN		
32			*				FLASH-A3	PROTO50	RLED-S4#		RAM-A12			
63			*	PP-S5			EI ACH.42	PDOTOE4	PI FD. S2#		DAM A10			
				3			אליו וטרו	1001087	11110-02#					




XSA Schematics


The following pages show the detailed schematics for the XSA Board.




COMPANY: XESS	Corporation	l		
TITLE: XSA BO	oard			
Spartar	FPGA			
DRAWN:	DATED:	REV:	V1.2	
RELEASED:	DATED:	SHEET:		OF




COMPANY:	XESS Co	orporation			
TITLE:	XSA Boo				
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF




COMPANY:	XESS Co	orporation				
TITLE:	XSA Boo Flash RA					
DRAWN:		DATED:	REV:	V1.2		
RELEASED:		DATED:	SHEET:		OF	




COMPANY:	XESS Co	orporation			
TITLE:	XSA Boo				
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF




COMPANY:	XESS Co	rporation			
TITLE:	XSA Boo	rd ort, VGA F	ort,	LED	
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF



COMPANY:	XESS Co	rporation			
TITLE:	XSA Boa Program	rd mable Osc	illato	r	
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF



COMPANY:	XESS Co	orporation			
TITLE:	XSA Boa Regulate	rd d Power S	Suppli	es	
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF



COMPANY:	XESS	Corpor	ation				
TITLE:	XSA	Board					
	Paral	lel Port	Inter	face			
DRAWN:		DATED:		REV:	V1.2		
RELEASED:		DATED:		SHEET:		OF	

ſ]		
XCBUS002	□ 14.46	XCBUS063		
XCBUS012	J1−16	XCBUS064		J1-84
XCBUS013	——∐ J1−27	XCBUS065		J1-3
XCBUS015	J1−28	XCBUS066		J1-4
XCBUS018	J1−31	XCBUS067		J1-5
XCBUS019	J1−1	XCBUS068	=	J1-10
XCBUS020	J1−29	XCBUS069		J1-4
XCBUS021	── ─ J1−32	XCBUS072	=	J1-55
XCBUS022	J1−33	XCBUS074	=	J1-53
XCBUS023	J1-34	XCBUS075	=	J1-70
XCBUS026	────────── J1−36	XCBUS076		J1-77
XCBUS027	——∐ J1−37	XCBUS077		J1-6
XCBUS028	── ─ J1−50	XCBUS078		J1-9
XCBUS029	J1−51	XCBUS079	\equiv	J1-67
XCBUS030	J1−56	XCBUS080		J1-7
XCBUS031	J1−69	XCBUS083		J1-8
XCBUS032	─── - ∐ J1–68 ───-∏ J1–15	XCBUS084	=	J1-18
XCBUS034	J1−15 J1−30	XCBUS085	=	J1-19 J1-20
XCBUS037	=	XCBUS086	=	
XCBUS038	——∐ J1–73 ——□ J1–45	XCBUS087		J1-23 J1-24
XCBUS039	J1−45 J1−71	XCBUS088		J1-24 J1-13
XCBUS040	J1−71 J1−57	XCBUS093		J1-13
XCBUS041	J1−65	XCBUS094	=	J1-26
XCBUS042	J1−53	XCBUS106	_	J1-12
XCBUS043	J1−61	XCBUS109		J1-14
XCBUS044	J1−40	XCBUS111	=	J1-14
XCBUS046	J1−39	XCBUS142		J1-17
XCBUS047	J1−59		ш	JI-17
XCBUS048	J1−60		-	J1-11
XCBUS049	J1−38		=	J1-42
XCBUS050	J1−78			J1-43
XCBUS051	J1−79			J1-44
XCBUS054	J1−82		=	J1-46
XCBUS056	J1−83			J1-47
XCBUS057	J1−35			J1-48
XCBUS058	J1−53 J1−62		=	J1-49
XCBUS059	J1−66		=	J1-63
XCBUS060	J1−80		=	J1-72
XCBUS062	J1−81		=	J1-74
	, -, -,		=	J1-75
				J1-76
		XCBUS[001:144]	_	

COMPANY:	XESS Co	orporation			
TITLE:	XSA Boa	rd			
	Prototyp	ing Heade	r		
DRAWN:		DATED:	REV:	V1.2	
RELEASED:		DATED:	SHEET:		OF